_				
<b>२८⊔</b>	Earm:	DTO	CDINE	(12/97)
JOH	TUIII.	$r \cdot v$	ശവാധാ	11//9/3

## **UTILITY PATENT APPLICATION**

Attomey Docket No.	826.1595/JDH

First Named Inventor or Application Identifier:

Masaki UKAI **TRANSMITTAL** Express Mail Label No. (Only for new nonprovisional applications under 37 CFR 1.53(b)) **APPLICATION ELEMENTS** 

	See MPEP chapter 600 concerning utility patent application contents.	Box Patent Application Washington, DC 20231				
1. [ <b>X</b> ]	Fee Transmittal Form	· C				
2. <b>[X]</b>	Specification, Claims & Abstract [Total Pages: 63]					
3. [ <b>X</b> ]	Drawing(s) (35 USC 113) [ Total Sheets: 32]	2 <b>=M</b> 2				
4. [X]	Oath or Declaration	٠,٠				
5. []	Incorporation by Reference (usable if Box 4b is checked)  The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under  Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.					
6. [ ]	Microfiche Computer Program (Appendix)					
7. []	<ul> <li>Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)</li> <li>a. [] Computer Readable Copy</li> <li>b. [] Paper Copy (identical to computer copy)</li> <li>c. [] Statement verifying identity of above copies</li> </ul>					
ACCOMPANYING APPLICATION PARTS						
8. <b>[</b> X]	Assignment Papers (cover sheet & document(s))					
9. []	37 CFR 3.73(b) Statement (when there is an assignee)	[ ] Power of Attorney				
10. []	English Translation Document (if applicable)	•				
11. [X]	Information Disclosure Statement (IDS)/PTO-1449[X] Copie	es of IDS Citations				
12. [ ]						
13. <b>[X</b> ]	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)					
14. []	Small Entity Statement(s) [ ] Statement filed in prior application, status still proper and desired.					
15. [X]	Certified Copy of Priority Document(s) (if foreign priority is claimed)					
16. []	Other:					
	CONTINUING APPLICATION, check appropriate box ar Continuation [ ] Divisional [ ] Continuation-in-part (CIP) of p					

### 18. CORRESPONDENCE ADDRESS

STAS & HALSEY, LLP Attn: James D. Halsey, Jr. 700 Eleventh Street, N.W., Suite 500 Washington, DC 20001

Telephone: (202) 434-1500 Facsimile: (202) 434-1501

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	)	
	)	
Masaki UKAI	)	
	)	Group Art Unit: To Be Assigned
Serial No.: To Be Assigned	)	
	)	
Filed: March 20, 2000	)	Examiner: To Be Assigned
	)	
For: DEVICE AND METHOD FOR	)	
CONTROLLING WRITING OF	)	
BRANCH HISTORY INFORMATION	)	

### PRELIMINARY AMENDMENT

Assistant Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

Before examination of the above-identified application, please amend the application as follows:

### IN THE CLAIMS:

Claim 8, lines 1 and 2, change "any one of claims 4 through 7" to --claim 1--.

Claim 15, line 1, change "claim 1 or 10" to --claim 1--.

Claim 39, line 1, change "claim 26 or 34" to --claim 26--.

### **REMARKS**

This Preliminary Amendment is submitted to improve the form of the specification and claims as originally filed.

It is respectfully requested that this Preliminary Amendment be entered in the above-references application.

If any fees are required in connection with the filing of this Preliminary Amendment, please charge same to our Deposit Account No. 19-3935.

Respectfully submitted,

STAAS & HALSEY

By:

James/D. Halsey, Jr.

Registration No.: 22,729

700 Eleventh Street, N.W. Washington, D.C. 20001 (202) 434-1500

Date: March 20, 2000

### APPLICATION FOR

### UNITED STATES LETTERS PATENT

SPECIFICATION

Inventor(s): Masaki UKAI

Title of the Invention:

DEVICE AND METHOD FOR

CONTROLLING WRITING OF BRANCH

HISTORY INFORMATION

# DEVICE AND METHOD FOR CONTROLLING WRITING OF BRANCH HISTORY INFORMATION

### Background of the Invention

5

10

15

20

25

### Field of the Invention

The present invention relates to a device for controlling the writing of branch history information in an information processing apparatus provided with a branch estimation unit.

### Description of the Related Art

In an instruction execution processing apparatus, performance improved is by using technologies including a pipeline process and sequentially starting the execution of subsequent instructions without waiting for the completion of a specific instruction. In this case, if a previous instruction is instruction to change the execution sequence of a subsequent execution, such as a branch instruction, etc., and a branch is established, the execution pipeline is impeded, and in the worst case, performance is degraded if an instruction on the branch destination is not inputted to the execution pipeline. these circumstances, Under branch

10

15

20

25

prediction unit represented by a branch history is provided and the establishment of a branch is predicted. If a branch establishment is predicted, the performance could be improved by inputting an instruction on the branch destination following a branch instruction to an execution control unit or instruction process unit.

However, in a conventional branch prediction unit, the branch history information of a branch instruction of which the execution is completed in a branch control unit was registered in a branch history by temporarily stopping the instruction fetch.

According to this system, in particular, if a branch prediction fails and a correct subsequent instruction is re-executed, and specifically, if a reinstruction fetch occurs, an instruction fetch pipeline is temporarily stopped by the branch history information writing the completed branch instruction into the branch history although the frequency of a fetch request is high since a temporary instruction buffer is empty. Accordingly, the performance was not improved.

Specifically, although, as in the execution of a branch instruction BC shown in Fig. 1, in the cycle W of the execution cycle of a branch instruction, the

10

branch history information is written into the branch history, only one access can be allowed at one time since the branch history is comprised of RAMs (random access memory). Accordingly, the re-instruction fetch of the branch destination instruction is started one clock cycle behind the cycle W of the branch instruction.

The branch history information is to be written in the branch history when it can be completed in the branch control unit, and is not written at the time of actual branch execution completion. Accordingly, if an interruption occurs immediately before the branch execution, a return address stack is sometimes operated by mistake.

15 If there is a short loop, especially in an instruction string shown as in Fig. 2A, instruction string can be fetched at one instruction fetch. Therefore, the timing becomes as shown in Fig. 2B, and the branch history information is written 20 later than the re-instruction fetch. If there is a branch instruction to be looped immediately after the re-instruction fetch, etc., a correct branch cannot be predicted. In this case, since one more reinstruction fetch is executed, the performance is 25 degraded.

10

15

20

25

### Summary of the Invention

An objective of the present invention is to provide an instruction execution control device for suppressing a process delay in an information processing apparatus provided with a branch prediction unit, and a method thereof.

A device in the first aspect of the present invention comprises a control unit controlling in such a way that the writing of branch history information into a branch prediction unit and the control over the memory unit may not occur simultaneously in a branch history information write control device in an instruction execution processing apparatus provided with a memory unit storing an instruction string, etc., and a branch prediction unit performing the branch prediction of a branch instruction.

In a branch history information write control device of an instruction execution processing apparatus provided with a branch prediction unit performing the branch prediction of a instruction, a device in the second aspect of the present invention comprises a return address stack unit and a control unit controlling in such a way that if the branch instruction is not executed although the branch instruction is an instruction corresponding to

10

15

20

25

a sub-routine call or return, and the write request of the branch history information of the branch instruction is issued to the branch prediction unit, the branch history information is written in the branch prediction unit, but the return address stack unit may not be operated.

A method in the first aspect of the present invention is an instruction control method in an apparatus provided with а memory storing instruction string, etc., and a branch prediction unit performing the branch prediction of а instruction, and comprises the step of controlling in such a way that the writing of branch history information in the branch prediction unit and the control over the memory may not occur simultaneously.

A method in the second aspect of the present invention is an instruction control method in an apparatus provided with a branch prediction unit performing the branch prediction of a branch instruction and a return address stack, and comprises the step of controlling in such a way that if the branch instruction is not executed although an instruction corresponding to the sub-routine call or return obtained as an execution result of the branch instruction issues the write request on the branch

10

15

25

history information to the branch prediction unit, the branch history information is written in the branch prediction unit, but the return address stack is not operated.

Although conventionally an instruction fetch is held and branch history information is written in the branch prediction unit (branch history), according to the present invention, an instruction fetch is not held and the branch history is written in a branch history in a timing such that the writing of the branch history information in the branch history and the control of the instruction fetch, etc., over a memory may not occur simultaneously. Accordingly, no instruction fetch is held and thereby the execution process speed can be improved.

### Brief Descriptions of the Drawings

Fig. 1 shows conventional problems occurring at the time of execution of a branch instruction.

Figs. 2A and 2B show conventional problems occurring when a short loop is formed between branch instructions.

Fig. 3 shows effects obtained when a branch instruction is executed according to the present invention.

- Figs. 4A and 4B show effects obtained when a short loop is formed between branch instructions according to the present invention.
- Fig. 5 shows the basic configuration of the preferred embodiments of the present invention.
  - Fig. 6 shows an example configuration of a branch history.
  - Fig. 7 shows an example basic configuration for delaying the writing of the branch history information of a branch instruction re-instruction-fetched.
  - Fig. 8 shows an example detailed configuration of a block 31 shown in Fig. 7.
  - Fig. 9 shows an example detailed configuration of a block 32 shown in Fig. 7.
- 15 Fig. 10 shows an example of a circuit corresponding to a block 30 shown in Fig. 7.
  - Fig. 11 is a timing diagram of a preferred embodiment using a counter.
- Fig. 12 shows another preferred embodiment of a circuit corresponding to a box 30 shown in Fig. 7.
  - Fig. 13 shows an example circuit configuration for operating the device even if a temporary instruction buffer is empty.
- Fig. 14 shows another preferred embodiment of a circuit of a box 30 shown in Fig. 7 (No. 1).

- Fig. 15 shows another preferred embodiment of a circuit of a box 30 shown in Fig. 7 (No. 2).
- Fig. 16 shows an example configuration of a branch history write reservation station.
- Fig. 17 shows the overall operation flow of the control over writing in a branch history when a reservation station is used.
  - Fig. 18 shows a selection circuit for plurally and simultaneously writing in a branch history (No.
- 10 1).
  - Fig. 19 shows a selection circuit for plurally and simultaneously writing in a branch history (No. 2).
- Fig. 20 shows a selection circuit for plurally and simultaneously writing in a branch history (No. 3).
  - Fig. 21 shows a selection circuit for plurally and simultaneously writing in a branch history (No. 4).
- Fig. 22 shows a circuit for plurally and simultaneously writing in a branch history.
  - Fig. 23 shows an example circuit configuration of a circuit for compulsorily writing in a branch history.
- 25 Fig. 24 shows an example of the valid circuit of

a write reservation station.

Fig. 25 shows an example configuration of a reservation station in the case where writing in a reservation station is available after the completion of an instruction execution under IID (Instruction ID) control.

Fig. 26 shows an example configuration of the CSE valid circuit of a write reservation station.

Fig. 27 shows the data storage configuration of a write reservation station.

Fig. 28 shows an example configuration of a CSE valid circuit in the case where a branch prediction unit is provided with a return address stack.

Fig. 29 shows an example circuit for nullifying the entry of a reservation station if an instruction execution is temporarily stopped due to an interruption, etc.

Fig. 30 shows one preferred embodiment of a bypass hit circuit.

20

25

15

5

10

#### Description of the Preferred Embodiments

In the preferred embodiment of the present invention, the writing of branch history information is held while a branch history is being looked up, and the branch history information is written in a cycle

10

15

20

25

which does not look up the branch history. If this method is used, any impediment of an instruction fetch disappears. Accordingly, a pipeline process can be smoothly performed and thereby the degradation of the performance described earlier can be prevented.

Specifically, 3, as shown in Fig. an instruction string shown in Fig. 1 is executed, in this preferred embodiment, an instruction fetch of NOP5, which was conventionally started following the cycle W of a branch instruction BC, can be started in the same cycle as the cycle W of the branch instruction BC. Accordingly, by adopting preferred embodiment, the performance can be improved by one clock cycle on average.

While the density of an instruction fetch is high immediately after a re-instruction fetch, writing into a branch history is held. In particular, since a new branch instruction is executed and completed for several clock cycles immediately after a re-instruction fetch, most of performance degradation can be prevented in a small-scale circuit without providing a reservation station described next.

The preferred embodiment of the present invention provides a method for realizing a temporary buffer in order to hold the writing of branch history

information. If instruction fetch requests continue, and, even if an instruction pipeline process is very smoothly executed, the impediment of an instruction fetch request can be eliminated by providing a reservation station as a holding device for realizing such a buffer function. Accordingly, the performance degradation can be prevented.

If there is a new write request while branch history information is being held by the holding device, a control method for preventing a reservation station which becomes a temporary buffer, from overflowing is provided. According to such a preferred embodiment, all branch history information can be registered/updated in a branch history without failure.

Depending on the configuration of a branch history, a plurality of branch histories can be simultaneously written in the same cycle. In a branch history comprised of a plurality of RAMs (random access memory) which can store another entry, a maximum of the same number of different entries as RAMs composing the branch history can be written. It is clear that by doing so, a lot of history information of branch instructions can be written in a branch history while the impediment of writing for

10

15

20

25

branch prediction is reduced.

Branch history information is reported before a branch instruction is completed. Generally speaking, in an instruction execution control device adopting a system, such as an out-of-order, etc., the branch instruction is sometimes held because the previous instruction is not completed yet although conditions for executing a specific instruction are In particular, in this case. after uncompleted instruction meets all conditions, instructions which have been held are collectively attempted to be completed. Accordingly, by adopting such a method, the load of writing in the branch history can be dispersed.

If in the case of a branch prediction unit provided with a return address stack, the return address stack is operated when the branch history information of a branch instruction which has not actually been executed is reported, the correspondences between pairs of subsequent subroutine calls and returns naturally collapse, and the prediction of the branch destination address of a subroutine return instruction fails. Therefore, return address stack is configured not to be operated by the call/return instruction mistakenly being

10

15

20

25

executed as long as the return address stack is actually executed, although the branch instruction is registered in a branch history.

The registration/update of the branch history information is held until an instruction execution is completed. In this case, the branch history information can be written simultaneously with the execution completion or the writing can be held until there is а favorable timing. In this alternatively, a method for identifying an instruction with an ID number assigned for each instruction can be used to judge whether the execution of the branch instruction is completed. If the execution of the branch instruction is cancelled although the branch history information is transmitted, the relevant entry corresponding to the write reservation station can also be nullified. In this case, since the history information of a branch that has been executed with certainty is to be used if the writing is held until the execution is completed, no incorrect branch history information is registered and thereby the accuracy of a branch prediction is improved.

If a branch prediction is performed by a branch prediction unit, branch history information, writing of which is held, etc., can also be used by bypassing

10

15

20

the writing. In this case, since bypassing was performed, the latest branch history information can be used, and an enhanced effect can be obtained, in particular in a local loop. Specifically, the process delay of a pipeline can be improved by approximately several clock cycles for each short loop.

For example, if, as shown in Figs. 4A and 4B, short loops shown in Figs. 2A and 2B are executed, conventionally, as shown in Figs. 2A and 2B, the instruction fetch of the instruction L(3) of the third loop is started in a cycle B of the execution cycle of the instruction L(2) of the second loop. However, in Figs. 4A and 4B, the instruction fetch of the instruction L(3) is started in the timing of the cycle IB of the instruction L(2) by bypassing the writing and using the branch history information. In this way, according to this preferred embodiment, performance can be improved by six clock cycles compared with the conventional method shown in Figs. 2A and 2B.

As the RAMs of a branch history, dual port RAMs which can perform writing and reading independently in the same cycle, are used. If there is room in circuit mounting, the performance degradation can be prevented most easily using this method.

25 Fig. 5 shows the basic configuration of the

10

15

20

25

preferred embodiments of the present invention.

The instruction execution control device of the present invention adopts an out-of-order system. Therefore, in Fig. 5, which concerns an execution control unit, only approximate time dependency is shown.

In this preferred embodiment, it is assumed that an instruction fetch can secure an instruction string of 16 bytes which is 8-byte-aligned, at one request.

First, the address of an instruction to be fetched next is inputted to a selector 11. addresses to be inputted to the selector 11 are the sequential instruction address which is inputted from an adder 10, the start address for an interruption process, the prediction branch destination instruction address which is the branch prediction result inputted from a branch history, and the branch destination instruction address which is confirmed by a branch instruction process unit 17 executing a branch instruction. The selector 11 is controlled by an instruction execution flow control device (not shown in Fig. 5) which is controlled by an instruction completion process unit 19 for guaranteeing the order of instructions in an out-of-order type information processing apparatus, and is configured to select an

10

15

20

25

appropriate address case. in each The address outputted from the selector 11 is inputted to a branch history 20 as the effective address IF EAG of the instruction fetch, and simultaneously is inputted to an instruction fetch address register 12 to perform the instruction fetch. The instruction fetch address register 12 inputs an instruction corresponding to the address given by the selector 11, and simultaneously the address of the instruction is inputted to the adder 10. After being stored in a temporary instruction buffer 14, the instruction inputted to an instruction cache 13 is decoded in a decoder 15 and transmitted to the branch instruction process unit 17. an execution instruction process unit 18, and other instruction process units to be processed. In the case of a branch instruction, the execution of branch conditions, etc., is performed in an address calculating unit 16, and the result is inputted to the branch instruction process unit 17. If the branch instruction of the execution is not determined and the execution is described by means of an instruction string, the execution is performed by the execution instruction process unit 18, and the execution result is inputted to the branch instruction process unit 17. Furthermore, the execution completion reports of the

10

15

20

25

branch instruction process unit 17 and execution instruction process unit 18 are processed by an instruction completion process unit 19, and are used to guarantee an instruction execution order and to control an out-of-order type instruction execution order. The address of a branch destination instruction which is determined as an execution result of the branch instruction is inputted to the selector 11 from the branch instruction process unit 17.

Fig. 6 shows an example configuration of a branch history.

The branch history 20 is comprised of two RAMs 20-1 and 20-2, and these two RAMs 20-1 and 20-2 are configured to search for branch history information in the ranges of high-order 8 bytes and low-order 8 bytes, respectively, using an 8-byte-aligned instruction fetch address. According to this preferred embodiment, the branch history 20 is provided with a return address stack to predict the return destination of a sub-routine return instruction, which is not shown in Fig. 6.

According to this preferred embodiment, the branch instruction process unit 17 in the execution process unit can handle a maximum of four branch instructions, a maximum of one out of four branch

10

15

20

25

instructions is simultaneously prepared for the execution completion, and the branch instruction is transmitted to the instruction completion control unit 19. According to the prior art, branch history information was transmitted to the branch history in this timing.

The instruction completion control unit 19 assigns IIDs to all instructions being executed (from instruction decoding until completion), and manages the execution. In this preferred embodiment, it is assumed that a maximum of 16 instructions can exist in the execution unit. Specifically, it is assumed that any value between 0 and 15 is assigned as the value of the IID.

It is preferable to use as the branch history dual port RAMs which can perform reading and writing simultaneously.

Fig. 7 shows an example basic configuration for delaying the writing of the branch history information of a branch instruction re-instruction-fetched. Figs. 8 and 9 show example detailed configurations of the blocks 31 and 32 shown in Fig. 7.

According to this preferred embodiment, if it is found in the branch instruction process unit 17 that a branch prediction has failed, the branch instruction

10

15

20

process unit 17 issues a correct branch destination address (or subsequent instruction address) and makes a request for a re-instruction fetch.

At this time, if an instruction cache 13 cannot accept the request for some reason, the re-instruction fetch request is held until the request can be accepted. While the re-instruction fetch request is being held, +REIFCH\_REQUEST remains ON. In this case, usually this signal is directly inputted to the block 30. However, a circuit shown in Fig. 13, which is described later, is provided and a signal outputted from this circuit can also be inputted to the block 30 instead.

In this case, there is a possibility that the timing of issuing the request and the timing of writing into the branch history may match. In that case, according to the prior art, priority is given to writing into the branch history 20, and the reinstruction fetch request is further delayed by one or more clock cycles. According to this preferred embodiment, since priority is, without fail, given to the re-instruction fetch request, conventional performance degradation does not occur.

If the re-instruction fetch request (+REIFCH REQUEST of "H") is inputted to the block 30,

10

15

20

25

both a signal obtained by logically inverting a signal for holding the writing of branch history information in the branch history 20 (-WAIT BR COMP WRITE) and a signal for holding the re-instruction fetch signal of a re-instruction fetch (+BR COMP REIFCH HOLD) are outputted. +BR COMP REIFCH HOLD is inputted to the block 31. -WAIT BR COMP WRITE is inputted to the block 32. The block 31 receives branch information, such as +BR COMP AS TAKEN, etc., and further, branch instruction address (+BR COMP IAR) and a branch destination instruction address (+BR COMP TIAR) are inputted to the block 31. Then, a signal controlling an instruction to write in the branch (+CREATE NEW ENTRY, +UPDATE OLD ENTRY, +ERASE ENTRY), branch history information, a signal obtained by latching a branch destination instruction address (+BR COMP IAR LCH), and a signal obtained by latching a branch destination instruction address (+BR COMP TIAR LCH) are outputted from the block 31. The branch history information and branch destination instruction address are inputted to the port for writing data of the branch history 20. The branch instruction address is inputted to the selector 34 together with an instruction fetch address (+IF EAG). A signal for instructing to write in the branch

10

15

20

25

history 20 is outputted from the block 32. By this signal, an appropriate address is outputted from the selector 34. Simultaneously, the branch history 20 is made to enter a writable state, and the branch history information, etc., can be written.

Fig. 8 shows an example circuit detail of the block 31 shown in Fig. 7, which stores data while writing is being held up.

A signal obtained by logically inverting a signal indicating whether the update of the entry of the branch history 20 is valid (-BRHIS UPDATE VALID) and +BR COMP REIFCH HOLD are inputted to an AND circuit 41. Therefore, if the update of the entry of a branch history is invalid and a re-instruction fetch is requested, branch history information, a branch instruction address and а branch destination instruction address are stored in a latch circuit 42. The branch history information, branch instruction address and branch destination instruction address are outputted from the latch circuit 42. As described with reference to Fig. 7, simultaneously, +CREATE NEW ENTRY, +UPDATE OLD ENTRY, +ERACE ENTRY, which are signals for instructing to write in the branch history 20, are extracted from the branch history information and are outputted from the latch circuit 42.

5

10

15

20

25

Fig. 9 shows the circuit detail of the block 32 shown in Fig. 7, which generates a signal for controlling branch history writing.

Specifically, if one of a signal for instructing to generate a new entry in the branch history 20 (+CREATE NEW ENTRY), a signal for instructing to update an old entry (+UPDATE OLD ENTRY) or a signal erasing entry of the а branch history (+ERASE\_ENTRY) is inputted, a signal indicating that writing branch in the history is valid (+WRITE BRHIS VALID) is outputted as long as writing in a branch history is not held (when

-WAIT\_BR\_COMP\_WRITE is a logic "H"). At this time, the branch instruction address is selected in the selector 34 shown in Fig. 7, and the branch history information is written in the branch history.

Fig. 10 shows an example of a circuit corresponding to a block 30 shown in Fig. 7. Fig. 11 is a timing diagram showing the operation of the circuit shown in Fig. 10.

A counter shown in Fig. 10 executes a reinstruction fetch using a re-instruction fetch request as the trigger of execution start, as shown in Fig. 11 (see Fig. 11(b)), holds writing by two clock cycles

10

15

20

25

(see Fig. 11(d)), writes branch history information in a branch history (see Fig. 11(e)) and returns to an execution waiting (re-instruction fetch request waiting) state. Since by using this method, priority is given to these three instruction fetch requests over a normal re-instruction fetch, this method is applicable to a case where the temporary instruction buffer 14 is empty as well as to a temporary instruction fetch request. In this case, an output shown in Fig. 13 can be inputted instead of a signal +REIFCH\_REQUEST, which is one of the input signals shown in Figs. 7 and 10.

Specifically, the counter shown in Fig. 10 is comprised of two bits, and if +REIFCH REQUEST is inputted, a signal of positive logic and a signal of inverted logic are inputted to one terminal of an AND circuit 61 and one terminal of an OR circuit 62, respectively, via a latch circuit 60. In Fig. 10, <0> is a high-order bit and <1> is a low bit. If a reinstruction fetch signal is "H", the value stored in a latch circuit 63 becomes "01", and is maintained. If the re-instruction fetch signal becomes "0", "0" and "H" are outputted from the terminal Q of the latch circuit 60 and the inverted terminal Q, respectively. Therefore, if a counter value "01" is

10

15

20

25

outputted via an EXOR circuit 64, an inverter 65, an OR circuit 66 and AND circuits 67 and 68, both of the counter values outputted from the AND circuit 61 and OR circuit 62 become "10". Since "10" is stored in the latch circuit 63, the output of the EXOR circuit becomes "1", and the outputs of the inverter 65 and OR circuit 66 also become "1". Therefore, both of the outputs of the AND circuits become "1". Then, the reinstruction fetch signal becomes "0". Therefore, "11" and "10" are inputted to the AND circuit 61 and OR circuit 62, respectively, and the value of the counter of two bits becomes "11". If in this way, the reinstruction fetch signal becomes "0", the counter starts counting up to "11". When the count value reaches "11", the count value returns to "00". In response to this count value, the EXOR circuit 69 outputs re-instruction fetch hold a signal +BR COMP REIFCH HOLD when the count value is "01" or "10" (see Fig. 11D). When the count value is "00" or "11", a signal for permitting to write in the branch history 20 -WAIT BR COMP WRITE is outputted.

As described above, if a re-instruction fetch signal of "H" is inputted, the count value changes from "O" to "1", and if the re-instruction fetch signal drops to "L", the count value is counted up.

10

15

25

Then, if the count value becomes "3" two clock cycles later, the re-instruction fetch hold signal (+BR\_COMP\_REIFCH\_HOLD) and the signal for permitting to write in the branch history 20 (+WRITE\_BRHIS\_VALID) become "L" and "H", respectively, and thereby writing in the branch history becomes available.

Fig. 12 shows another preferred embodiment of a circuit corresponding to the box 30 shown in Fig. 7.

In Fig. 12, if a valid instruction is decoded in an instruction decoder 15, a signal +D\_VALID becomes ON. The re-instruction fetch signal (+REIFCH\_REQUEST) and a signal +D\_VALID are provided to a set/reset flip-flop 81 as a set signal and a reset signal, respectively. In this way, the output signal of this flip-flop 81 is maintained from when a re-instruction fetch request is issued until an instruction string corresponding to the request is decoded. Therefore, while the output signal of the flip-flop is ON, the signal +BR\_COMP\_REIFCH\_HOLD is ON, and

-WAIT\_BR\_COMP\_WRITE (+BR\_COMP\_WRITE), which is a signal obtained by inverting a signal outputted from a inverter 82 becomes OFF.

Fig. 13 shows an example circuit configuration for operating the device even if a temporary instruction buffer is empty.

A circuit shown in Fig. 13 provides a signal which replaces +REIFCH\_REQUEST, as the input of the box 30 shown in Fig. 7. Specifically, (1) if an instruction buffer 14 is empty (+I\_BUFF\_EMPTY is "H"), (2) if in a cycle IT, an instruction fetch request is invalid (-IT\_IF\_REQ\_VALID is "H") and (3) if in a cycle IB, the instruction fetch request is invalid (-IB\_IF\_REQ\_VALID is "H"), the output of an AND circuit 91 becomes "H". Therefore, if the three conditions, (1) to (3), above are met or if there is a reinstruction fetch request (+REFECH\_REQUEST is "H"), a signal +REIFCH\_REQ\_OR\_IF\_EMPTY becomes ON. Then, this signal is inputted to the box 30 shown in Fig. 7 instead of a re-instruction fetch signal.

15 Figs. 14 and 15 show another preferred embodiment of the box 30 shown in Fig. 7.

Fig. 14 shows an example configuration of the box 30 in the case where if there is a re-instruction fetch, branch history information is not written in the branch history 20, but if the instruction cache 13 cannot accept an instruction fetch, the branch history information is written in the branch history 20. In this case, not an instruction fetch request, but a signal +SU\_BUSY, which is transmitted from the instruction cache 13, is inputted as input. The fact

10

15

20

25

that this signal is "H" means that since the instruction cache 13 is full, and an instruction fetch cannot be accepted. In this case, if a signal +SU\_BUSY of "H" is inputted, a write permit signal of "H" (+BR\_COMP\_WRITE) is outputted from a buffer 101 to the branch history 20. If a signal +SU\_BUSY of "H" is not inputted, a signal for instructing to temporarily hold a re-instruction fetch of "L" (+BR\_COMP\_REIFCH\_HOLD) is outputted from an inverter 102.

Fig. 15 shows an example circuit configuration of the box 30 shown in Fig. 7 in the case where if there is a request on a real instruction fetch, such as the pre-fetch of an instruction, branch history information is written in the branch history 20. In this case, if a signal, such as an instruction prefetch request, etc., is inputted as input, and this signal is "H", a signal for permitting to write in a branch history of "H" (+BR\_COMP\_WRITE) is outputted from a buffer 111. If the signal is "L", a signal for instructing to temporarily hold a re-instruction fetch of "H" (+BR\_COMP\_REIFCH\_HOLD) is outputted.

Fig. 16 shows an example configuration of a branch history write reservation station.

When an entry is registered in a reservation station, a valid flag (Valid) is set, and by using the

10

15

20

25

signal as a hold signal, branch prediction data (branch history information) is held.

If a reservation station 120 (120-1) shown in Fig. 16 is used, writing in the branch history 20 can also be controlled by using one of the preferred embodiments described above.

The reservation station 120 is comprised of four entries (RSW0-RSW3). In each entry RSWx (x=0-3), a valid flag (Valid) and an instruction address (IAR) are registered, and further branch history information 121 corresponding to the registered instruction is stored.

Fig. 17 shows the overall circuit configuration of a preferred embodiment which controls writing in the branch history 20 in the case where the reservation station 120 shown in Fig. 16 is used.

First, branch history information (+BR COMP AS TAKEN, etc.) is inputted the reservation station 120 by the branch instruction execution unit, and simultaneously both a branch instruction address (+BR COMP IAR) and а destination instruction address (+BR COMP TIAR) are also inputted. The reservation station 120 is configured as shown in Figs. 16 and 22-25. From the reservation station 120, data to be written in a

10

15

25

branch history for odd addresses 20-1 and a branch history for even addresses 20-2 are outputted via a selector 130 shown in Fig. 21 (+BRW ODD/EVEN DATA). Signals outputted from the reservation station 120 are processed in a block 140 to generate an odd address branch history write permit signal (+RSW EVEN WRITE VAL) and an even address branch history write permit signal (+RSW ODD WRITE VAL), respectively, which become signals for permitting to write in the branch histories 20-1 and respectively. In a selector 150, either an address IAR transmitted from the reservation station 120 or an address for retrieving from the branch history 20 (+IF EAG) is selected. In particular, if a write permit signal is received from the block 140, the selector 150 selects the IAR and makes a certain circuit write in the branch history 20. For example, the writing in the branch history 20 is performed by a circuit shown in Fig. 22.

In this preferred embodiment, plurally and simultaneous writing is also performed.

Figs. 16-20 show control circuits for plurally and simultaneously writing in the branch history 20.

In this preferred embodiment, the branch history is comprised of two RAMs. Therefore, if there are two

15

20

25

pieces of branch history information which can be written in the entries of different RAMs, the two different pieces of branch history information can be written in the same cycle.

Fig. 18 shows a selection circuit for plurally and simultaneously writing in a branch history (No. 1).

In the circuit shown in Fig. 18, when simultaneous writing in the two branch histories 20-1 and 20-2 is available, a signal +WRITE DOUBLE is ON.

In Fig. 18, two valid flags of the entry of the reservation station 120 (+RSWx\_VALID) are inputted to each of six AND circuits 141-1 - 141-6. A circuit 140A located in the upper section of Fig. 18 is a write signal selection circuit used when one entry of the reservation station 120 is written into the branch histories 20-1 and 20-2. If the two valid flags are added up and both of them are valid, a signal of "H" is inputted to one of the AND circuits 142-1 - 142-6. If the fourth bits from the right ends of the addresses of the entries of two reservation stations RSWx are compared and the bits are different, "H" is inputted to the input terminal of another of the AND circuits 124-1 - 142-6. This is because in the branch history 20, an instruction is stored in units of 16

10

15

20

bytes and if there are 16 or more different write addresses, the addresses are written in the low-order 8 bytes and the high-order 8 bytes of the branch histories 20-1 and 20-2, respectively. Then, the device is controlled in such a way that the combinations of two addresses with priority written in the branch history 20 with priority in a priority determination circuit 143. If the signal of one of the AND circuits 142-1 - 142-6 is ON, a plurally writable signal (+WRITE DOUBLE) is outputted.

A circuit 140B located in the lower section of Fig. 18 is a write signal selection circuit used when one entry of the reservation station 120 is written into the branch history 20. If either of the valid signals of the entry of each reservation station RSWx is ON, a signal indicating that data to be written is available (+WR DATA AVAILABLE) is outputted. Priority is set to the writing of each entry of the reservation station 120 by a circuit 146. If a plurally writable signal is OFF and +WR DATA AVAILABLE is "H", a single write signal (+WRITE SINGLE) is outputted simultaneously a signal indicating which entry of the reservation station 120 should be written (+WRITE\_RSWx) is outputted.

In Fig. 18, the output of this AND circuit can

also be used instead of the signal +RSWx\_VALID by providing an AND circuit 149 as shown in the upper left section of Fig. 18. In this case, the signal +RSWx\_VALID and a signal -RSW\_CSE\_VALID, which is described later, are inputted. After an instruction execution is completed, writing in the branch history 20 can be performed using these signals. Specifically, if the instruction is not completed, the signal +RSW\_CSE\_VALID is ON. How to generate this signal is described later.

Fig. 19 shows a selection circuit for plurally and simultaneously writing in a branch history (No. 2).

In Fig. 19, the output from the single write selection circuit 140B shown in Fig. 18 and the 28th bit of an instruction address (IAR) outputted from the reservation station 120 are inputted to AND circuits 151 (151-1 - 151-4). By checking whether a write signal inputted from the single write selection circuit and the 28th bit of an instruction address are ON or OFF, a write permit signal used when the instruction address is odd, is outputted. Then, if one of the AND circuits 151-1 - 151-4 is ON, the writing of an odd address is permitted. Therefore, if this signal is outputted, a signal for permitting to write

10

15

20

25

in the odd branch history 20-1 (+RSW ODD WRITE VALID) outputted. Ιf the double write signal (+WRITE DOUBLE) is ON, writing in the odd branch history 20-1 and even branch history 20-2 permitted. Specifically, +RSW ODD WRITE VALID +RSW EVEN WRITE VALID are turned ON. If the writing in the odd branch history 20-1 is OFF, a signal to be inputted to an AND circuit 66 becomes ON. Furthermore, if the single write signal (+WRITE SINGLE) is ON, a signal for permitting to write in the even branch history 20-2 (+RSW EVEN WRITE VALID) becomes ON. If either a signal indicating that writing in the branch history 20 is not held (-WAIT BR COMP WRITE) or a signal for compulsorily writing in the branch history 20 (+FORCE WRITE BRHIS) is ON, this signal permitting to write in the odd or even branch history is outputted. +FORCE WRITE BRHIS is described later.

Figs. 20 and 21 show selection circuits for plurally and simultaneously writing in branch histories (No. 3) (No. 4).

A circuit shown in Fig. 20 generates select signals for writing in the entries RSWO-RSW3 of the No. 1 through No. 3 branch histories of the reservation station 120 (+SEL\_RSWx\_WRITE) using the output shown in Fig. 18 as input, and inputs the

10

15

20

25

signals to a circuit shown in Fig. 21.

The circuit shown in Fig. 21 selects data transmitted from the reservation station 120 (RSWx\_DATA). In Fig. 21, a selection circuit for an odd branch history 20-1 and a selection circuit for an even branch history 20-2 are separately configured. Data from the reservation station 120 are inputted to multiplexers 181 and 182, and one of the pieces of data is transmitted as RSW\_OLD\_DATA or RSW\_EVEN\_DATA.

The multiplexer 181 adds a select signal (+SEL\_RSWx\_WRITE), which is the output of the circuit shown in Fig. 20, to the 28th bit of an instruction address (IAR) inputted from the RSWO to RSW3 of the reservation station 120, and switches the operation based on the result. In this way, if the select signal is ON and the instruction address is odd, a select signal is transmitted and corresponding data are transmitted.

In the same way, the multiplexer 182 adds a select signal, which is the output of the circuit shown in Fig. 20, to a signal obtained by logically inverting the 28th bit of an instruction address inputted from the RSWO to RSWO of the reservation station 120, and switches the operation based on the result. In this way, if the select signal is ON and

10

15

20

25

the instruction address is even, corresponding data are transmitted.

Fig. 22 shows a circuit for plurally and simultaneously writing in a branch history.

An address for writing an instruction in the odd branch history 20-1 (RSW ODD IAR) and an address for reading from the branch history (IF EAG) are inputted to a selector 191. In the same way, an address for writing an instruction in the even branch history 20-2 (RSW EVEN IAR) and an address for reading from the branch history 20 (IF EAG) are inputted to a selector 192. +RSW ODD WRITE VALID, which is the output of the circuit shown in Fig. 19, is also inputted to the selector 191. The device is configured in such a way that if writing in the odd branch history 20-1 is permitted, the selector 191 selects RSW ODD IAR. Similarly, the device is configured in such a way that if +RSW EVEN WRITE VALID, which is the output of the circuit shown in Fig. 19, is inputted and writing in the even branch history is permitted, the selector 192 selects the RSW EVEN IAR. Write-enable is set in the odd branch history 20-1 and even branch history 20-2 by +RSW\_ODD\_WRITE VALID and +RSW\_EVEN\_WRITE\_VALID, respectively, and RSW ODD DATA and RSW EVEN DATA, respectively, are written.

10

15

20

25

Furthermore, if in this preferred embodiment, the reservation station 120 is full and data to be written are further transferred from the branch instruction control unit, at least one piece of data being stored can be written. Figs. 23 and 24 show this preferred embodiment.

Fig. 23 shows an example circuit configuration of a circuit for compulsorily writing in a branch history.

If the valid signal of an entry from a circuit shown in Fig. 24 (+RSWx\_VALID) is inputted to an AND circuit 201 and all the entries of all the reservation stations 120 are valid, the reservation stations are full. Therefore, in this case, a signal indicating this +RSW\_FULL is outputted. If the update of the branch history 20 is valid, +BRHIS\_UPDATE\_VALID inputted from the branch instruction process unit 17 becomes ON, a signal for compulsorily writing in a reservation station +FORCE\_WRITE\_BRHIS is generated and used in the operation shown in Fig. 19.

Fig. 24 shows an example configuration of the valid circuit of a reservation station 120.

If the update of the branch history 20 is valid (+BRHIS\_UPDATE\_VALID is ON) and the entry RSWO of the No. 1 branch histories of a reservation station 120

10

15

is invalid (-RSWO VALID is ON) or if the reservation station is full (+RSW FULL) and the No. 0 branch history of the reservation station 120 is selected (+SEL RSWO WRITE, which is the output shown in Fig. 20, is ON), a set signal is transmitted to a flip-flop 211-1, and a signal indicating that the No. 0 branch history of the reservation station 120 is valid (+RSW\_VALID) becomes ON. In the same way, the same setting is made in the No. 1 through No. 3 branch histories of the reservation station 120. However, priority is set according to the ascending order of the number of the reservation station 120 by a priority setting circuit 212. If writing in the branch history 20 is not held (-WAIT\_BR\_COMP\_WRITE is ON) and writing in the reservation station 120 is selected next, the flip-flops 211-1 - 211-4 reset the valid signal of the entry of the reservation station 120. The output of the circuit shown in Fig. 24 becomes the input to the circuit shown in Fig. 23.

Specifically, a signal for holding writing by +WAIT\_BR\_COMP\_WRITE shown in Fig. 19 is suppressed by a signal +FORCE\_WRITE\_BRHIS, and writing in the branch history 20 is compulsorily performed. Simultaneously, the entry of data to be written is registered. By adopting the interleave write system described above,

10

15

20

25

a maximum of two piece of data can be written in this preferred embodiment.

For example, according to a set associative system, a lot of writing can also be simultaneously performed by controlling a way by +CREATIVE\_NEW, +UPDATE\_OLD\_ENTRY, +ERACE\_ENTRY or another way selecting signal, etc.

Fig. 25 shows an example configuration of a reservation station in the case where writing in the reservation station is available after the completion of an instruction execution under IID (Instruction ID) control.

In Fig. 25, in addition to the configuration shown in Fig. 16, the reservation station 120 (120-2) is configured to register both a CSE-Valid flag, which is described later, and the IID of the instruction completion process unit 19. By doing this, a signal RSWx\_CSE\_VAL shown in Fig. 26 can be utilized, and whether an instruction is executed and completed can be judged.

A CSE-Valid flag is turned off by comparing the ID of an executed and completed instruction inputted from the instruction complete process unit 19 (COMMIT\_BR\_IID) with IID entries in the reservation station 120. If an instruction execution is

10

15

20

25

temporarily stopped due to an interruption, etc., the CSE-Valid flag is compulsorily turned off by a signal +FLUSH\_RS. By doing this, an entry corresponding to an instruction for which the execution could not be completed due to an interruption, etc., does not remain.

If the CSE-Valid flag is ON, the execution of an instruction is not completed yet. Therefore, a signal obtained by suppressing a signal +RSWx\_VALID using this flag can be transmitted to a write selection circuit instead of +RSWx VALID shown in Fig. 18.

Fig. 26 shows an example configuration of the CSE valid circuit of a write reservation station.

The update valid signals of the branch history 20 of the respective entries RDWO-RSW3 of the No. 1 through No. 3 branch histories of the reservation station 120 (+BRHIS\_UPDATE\_VALID) are ON and the reservation station 120 is invalid (-RSWx\_VALID is ON) or if the reservation stations are full (+RSW\_FULL is ON) and the reservation station 120 is selected (+SEL\_RSWx\_WRITE), concerning the No. 0 branch history of the reservation station 120, a signal is inputted to the set ports of flip-flops 221-1 - 221-4, and a signal +RSWx\_CSE\_VALID is outputted. The same process applies to the No. 1 through No. 3 of the reservation

10

15

20

station 120. However, in these cases, a priority circuit 223 is provided in mid-course. This priority circuit 223 is configured in such a way that priority decreases in ascending order of the number of reservation stations.

If COMMIT\_BR\_IID inputted from the instruction completion process management unit 19 in a cycle W and RSWx\_IID recorded in the reservation station 120 are compared by comparators 222 (222-0 - 222-3) and if the signals match, the flip-flops 221-1 - 221-4 are reset. If a signal +FLUSH\_RS outputted at the time of reinstruction fetch is inputted, the flip-flops 221-1 - 221-4 are also reset. Alternatively, if -RSWx\_VALID, which is a signal obtained by logically inverting the output of the circuit shown in Fig. 24, is ON, the flip-flops 221-1 - 221-4 are reset.

If in a circuit shown in Fig. 26, a signal -RSWx\_VALID is simultaneously inputted to OR circuits 224-0 - 224-3 and AND circuits 225-0 - 225-3, there is a possibility that a set signal and a reset signal may be simultaneously inputted. In this case, the circuit is configured in such a way that priority is given to the set signal.

Fig. 27 shows the data storage configuration of the write reservation station shown in Fig. 25.

20

25

If branch history information is inputted to a latch circuit 230 and +RSWx\_VALID becomes ON, the branch history information is stored and outputted as RSWx branch history information.

Here, x corresponds to the digits 0 through 3, and the same number of the circuit shown in Fig. 27 as the entries of the reservation station 120, specifically, the number of entries of No. 1 through No. 3 branch histories of the reservation station 120 are provided.

Fig. 28 shows an example configuration of a CSE valid circuit in the case where a branch prediction unit is provided with a return address stack.

A return address stack is configured to operate if a completed branch instruction (to write history information) corresponds to a sub-routine call instruction or sub-routine return instruction.

When there is a temporary execution stoppage due to an interruption, etc. (a signal +RS1 is ON), it is sufficient if information indicating that the instruction corresponds to the sub-routine call or return of the branch history information which exists in the reservation station 120 is nullified instead of turning a Valid signal (the CSE-Valid flag of the reservation station 120) (see Fig. 25) off. It is

10

15

20

25

sufficient if the branch history information is written in a timing available at this point. Therefore, the CSE-Valid flag is reset.

+SET\_RSWx\_CSE\_VAL and +RST\_RSWx\_CSE\_VAL shown in Fig. 28 correspond to signals inputted to the respective set and reset terminals of the set/reset flip-flops 221-1 - 221-4 shown in Fig. 26.

Two portions including the flip-flops 241-1 and 241-2 located in the lower section are extracted to indicate that the portions are the sub-routine call instruction and sub-routine return instruction of the branch history information shown in Fig. 27.

Specifically, if +SET\_RSWx\_CSE\_VAL is inputted, the set/reset flip-flop 242 is set and +RSWx\_CSE\_VAL is turned ON. If +RST\_RSWx\_CSE\_VAL is inputted or +RS1 becomes ON, +RSWx CSE\_VAL is reset and turned OFF.

If +RS1 is ON and +RSWx\_CSE\_VAL is also ON, the output of an AND circuit 244 becomes "O" and the flip-flops 241-1 and 241-2 are reset. If +RSWx\_VALID, which is the output of the circuit shown in Fig. 24, is OFF and the instruction is a sub-routine call instruction, +BR\_COMP\_SUBROUTINE\_CALL becomes ON and is inputted to the flip-flops 241-1 and 241-2. In this case, if the instruction is a sub-routine return instruction, +BR\_COMP\_SUBROUTINE\_RTN becomes ON and is inputted to

10

15

20

25

the flip-flops 241-1 and 241-2.

Specifically, if an instruction execution is not completed (+RSWx\_CSE\_VAL = 0) or there is no temporary execution stoppage due to an interruption, etc., (+RS1 = 0) and the entry of the reservation station 120 is valid (+RSWx\_VALID = 1), an ON signal is inputted to the terminal IH of the flip-flops 241-1 and 241-2, and a signal indicating that the instruction is a subroutine call instruction or a sub-routine return instruction is stored and outputted as +RSWx\_SUBROUTINE\_CALL or +RSWx\_SUBROUTINE\_RTN.

Fig. 29 shows an example circuit for nullifying the entry of the reservation station if an instruction execution is temporarily stopped due to an interruption, etc.

+SET RSWx VAL, which is a signal to be inputted to the set terminal of each of the flip-flops 211-1 -211-4 shown in Fig. 24, is inputted to the set terminal of a set/reset flip-flop 251 and is outputted as +RSWX VALID. If +RST RSWx VAL to be inputted as the reset signal shown in Fig. 24 is inputted or an execution is temporarily stopped due to an interruption, etc., (+RS1 = 1) and an instruction execution is not completed yet (+RSWx CSE VAL = 1), the set/reset flip-flop 251 is reset.

10

Fig. 30 shows one preferred embodiment of a bypass hit circuit.

An address comparison (branch prediction) unit 263 comprised of seven comparators 265 (265-1 - 265-7) varies depending on the nature of the branch prediction method of the branch history 20 and should be appropriately configured by a person having ordinary skill in the art. Therefore, only a brief description is made of the address comparison unit 263. Writing is bypassed and data in the write reservation station 120 and branch prediction unit (RSBRx in Fig. 30) can be designated as a search target by generating a branch destination address BRHIS\_TIAR.

Specifically, the address comparison unit 263 compares an inputted address IF\_EAG requested to be read with the branch history 20 (BRHIS-RAMS #0 and #1), the entries #RSWO-3 of the reservation station 120 and an instruction addresses IAR which are outputted from the branch prediction unit #RSBR\*. If these respective compared signals match, the address comparison unit 263 outputs corresponding branch destination address TIAR from selection circuits 267-1 - 267-7. Then, one of these signals is selected by a selection circuit 268 and is outputted as the branch

10

15

20

25

destination address of the branch history (BRHIS TIAR). If in the branch prediction unit, a branch destination address generated inside is valid and the branch prediction succeeds, the address comparison unit outputs а branch destination instruction address to the selection circuit 267-7.

By combining the configurations described above, the performance of the information processing apparatus can be improved.

Although in the preferred embodiments described above, a lowercase x is attached to the ends of symbols, like RSWx for example, in the case of a reservation station, this means that a lowercase x can take digits 0 through 3 and there are configurations and signals corresponding to the respective digits. In other cases, an x suffix means that there are the same number of configurations and signals corresponding to symbols with the suffix as the number indicated by the suffix, and represents the configurations and signals.

According to the present invention, in the execution of a branch instruction, an instruction fetch request can be processed with priority by delaying the timing of writing of an entry in a branch history, and the process delay can thereby be avoided.

Furthermore, according to the present invention, if the branch history of a branch instruction which has not been actually executed is reported, the branch history is registered, but a return address stack is not operated. Therefore, the correspondence between a subsequent sub-routine call and a subsequent sub-routine return is prevented from collapsing, and thereby failure in the prediction of the branch destination address of a sub-routine return instruction can be reduced.

## What is claimed is:

- 1. A branch history information write control device in an instruction execution processing apparatus comprising:
  - a memory unit storing an instruction string;
- a branch prediction unit performing a branch prediction of a branch instruction; and
- a control unit controlling in such a way that
  writing of branch history information in the branch
  prediction unit and control over the memory unit may
  not occur simultaneously.
- 2. The device according to claim 1, wherein said control unit writes the branch history information in said branch prediction unit in a timing such that said memory unit cannot accept an instruction fetch request.
- 3. The device according to claim 1, wherein said control unit writes the branch history information in said branch prediction unit in a timing for making an instruction pre-fetch request.
- 25 4. The device according to claim 1, wherein when

10

15

20

25

writing in said branch prediction unit the branch history information about a branch instruction which has failed in a branch prediction, said control unit writes the branch history information in said branch prediction unit after several clock cycles (several states).

- 5. The device according to claim 1, wherein when writing in said branch prediction unit the branch history information about a branch instruction which has failed in a branch prediction, said control unit writes the branch history information in said branch prediction unit after a re-instruction fetch request by the branch instruction is executed and several clock cycles (several states) after the re-instruction fetch request is executed.
- 6. The device according to claim 1, wherein if the instruction execution processing apparatus is provided with a temporary instruction buffer unit temporarily storing an instruction string outputted from said memory unit,

said control unit writes the branch history information of the branch instruction in said branch prediction unit several clock cycles (several states)

after there is a write request of a branch instruction if the temporary instruction buffer unit is empty and there is no instruction fetch request.

- 7. The device according to claim 1, wherein if the instruction execution processing apparatus is provided with a temporary instruction buffer unit temporarily storing an instruction string outputted from said memory unit,
- said control unit does not promptly write a branch history of a branch instruction to be requested to be written in said branch prediction unit, waits for a next instruction fetch request and writes the branch history information of the branch instruction several clock cycles (several states) after the instruction fetch request is executed if the temporary instruction buffer unit is empty and there is not even one instruction fetch request.
- 20 8. The device according to any one of claims 4 through 7, wherein said control unit uses a counter to count the several clock cycles (several states).
- 9. The device according to claim 1, wherein when writing the branch history information of the branch

instruction which has failed in the branch prediction, said control unit writes the branch history information after an instruction decoding unit or said temporary instruction buffer unit in the instruction execution processing apparatus receives a fetch instruction string corresponding to a re-instruction fetch requested by the branch instruction.

- 10. The device according to claim 1, further 10 comprising:
  - a write reservation station unit temporarily storing the branch history information to be written.
- 11. The device according to claim 10, wherein said control unit registers in the reservation station unit only the branch history information concerning a branch instruction which must be written in said branch prediction unit.
- 20 12. The device according to claim 11, wherein the branch history information is about at least one of a new entry registration, an entry content change or an entry erasure.
- 25 13. The device according to claim 10, wherein if said

write reservation station unit is full and there is a request for registering in the write reservation station unit, said control unit writes in said branch prediction unit at least one group of branch history information, writing of which in the write reservation station unit is held and the branch history information of which has been requested to be registered.

- 10 14. The device according to claim 10, wherein if said branch prediction unit is configured to simultaneously write plurality a  $\mathsf{of}$ entries and said reservation station unit stores a plurality of valid information, writing of which is held, said control 15 unit simultaneously writes the plurality information in a timing such that writing in said branch prediction unit is possible.
- 15. The device according to claim 1 or 10, wherein if 20 an instruction is conditionally encoded or branched by an execution completion of an execution instruction, etc., which exits before instruction, there is another branch instruction before the branch instruction when а branch 25 destination address is confirmed, and even if the

10

15

20

25

branch instruction cannot be completed, said control unit writes the branch history information of the branch instruction in said branch prediction unit or registers the information in the write reservation station unit.

- 16. The device according to claim 15, wherein said control unit provides a flag indicating that the branch history information is written or registered in the write reservation station unit for each corresponding branch instruction being processed.
- 17. A branch history information write control device in an instruction execution processing apparatus provided with a branch prediction unit performing a branch prediction of a branch instruction, comprising:
  - a return address stack unit; and
- a control unit writing branch history information in the branch prediction unit, but controlling in such a way not to operate the return address stack if the branch instruction corresponds to a sub-routine call or return and the branch instruction is not executed although a write request of the branch history information of the branch instruction is issued to the branch prediction unit.

15

20

25

- 18. The device according to claim 10, wherein said control unit writes the branch history information, writing of which in the write reservation station unit is held when an execution of an instruction is completed.
- 19. The device according to claim 10, wherein said control unit writes branch history information of a corresponding entry in said branch prediction unit or said write reservation station unit when an execution of an instruction is completed.
  - 20. The device according to claim 10, wherein if the instruction execution processing apparatus is provided with a unit controlling an execution completion of an instruction in its instruction control unit,

said control unit stores an ID assigned for each instruction, which is stored in the execution completion management unit, in an entry of the write reservation station unit.

21. The device according to claim 10, wherein if it is confirmed that a branch instruction corresponding to a valid entry of the write reservation station unit is neither executed nor completed due to an occurrence

of interruption, etc., the entry corresponding to the write reservation station unit is nullified.

- 22. The device according to claim 1, further 5 comprising:
  - a bypass unit making branch history information, writing of which in said branch prediction unit is held, a research target of a branch prediction.
- 10 23. The device according to claim 10, further comprising:
  - a bypass unit making branch history information of a branch instruction which is being executed in its branch execution unit including the write reservation station unit, a research target of a branch prediction.
- 24. The device according to claim 23, wherein said bypass unit makes the branch history information a 20 search target  $\mathsf{of}$ a branch prediction when а conditional code for the branch instruction confirmed if it is confirmed that the branch instruction is not branched and when a branch destination address is confirmed if it is confirmed 25 that the branch instruction is branched.

25. The device according to claim 1, wherein a dual-port RAM in which writing and reading can be simultaneously executed independently is used for said branch prediction unit to hold an entry.

5

10

26. An instruction control method in an apparatus provided with both a memory storing an instruction string, etc., and a branch prediction unit performing a branch prediction of a branch instruction, comprising:

controlling in such a way that writing of branch history information in said branch prediction unit and control over the memory do not occur simultaneously.

- 27. The method according to claim 26, wherein the branch history information is written in said branch prediction unit in a timing such that said memory cannot accept an instruction fetch request.
- 28. The method according to claim 26, wherein the branch history information is written in said branch prediction unit in a timing of requesting a pre-fetch of an instruction.
- 25 29. The method according to claim 26, wherein if the

10

15

25

branch history information of a branch instruction which has failed in a branch prediction is written in said branch prediction unit, the branch history information is written in said branch prediction unit after several clock cycles (several states).

- 30. The method according to claim 26, wherein if the branch history information of a branch instruction which has failed in a branch prediction is written in said branch prediction unit, the branch history information is written in said branch prediction unit after a re-instruction fetch request by the branch instruction is executed and several clock cycles (several states) after the re-instruction fetch request is executed.
  - 31. The method according to claim 26, further comprising:

temporary instruction buffer step temporarily storing an instruction string, etc., outputted by said memory,

wherein if there is no instruction string to be stored in the temporary instruction buffer step and there is no instruction fetch request, the branch history information of a branch instruction to be requested to be written is written in said branch prediction unit several clock cycles (several states) after a write request is issued.

5 32. The method according to claim 26, further comprising:

temporary instruction buffer step temporarily storing an instruction string, etc., outputted by said memory,

- in the temporary instruction buffer step and there is no instruction fetch request, the branch history information of a branch instruction to be requested to be written is not promptly written in said branch prediction unit, waits for a next instruction fetch request and is written several clock cycles (several states) after the instruction fetch request is executed.
- 33. The method according to claim 26, wherein when the branch history information of a branch instruction which has failed in a branch prediction is written in said branch prediction unit, the branch history information is written after its instruction decoding unit or said temporary instruction buffer receives a

fetch instruction string corresponding to a reinstruction fetch requested by the branch instruction.

34. The method according to claim 26, further 5 comprising:

write reservation station step temporarily storing the branch history information to be written.

- 35. The method according to claim 34, wherein only the branch history information concerning a branch instruction which must be written in said branch prediction unit is registered in said write reservation station step.
- 36. The method according to claim 35, wherein the branch history information is a new entry registration, an entry content change or an entry erasure.
- 37. The method according to claim 34, wherein if a storage capacity in the write reservation station step is full and further there is a register request on a branch instruction, branch history information of which must be written in the write reservation station step, at least one group of a branch history

information, writing of which is held in the write reservation station step and the branch history information which has been requested to be registered, is written.

5

10

- 38. The method according to claim 34, wherein if said branch prediction unit is configured to simultaneously write a plurality of entries and the write reservation station unit stores a plurality of valid information, writing of which is held, a plurality of writing executions are performed in a timing such that writing in said branch prediction unit is available.
- 39. The method according to claim 26 or 34, wherein 15 if an instruction is conditionally encoded or branched an execution by completion of an execution instruction, etc., which exists before a branch there is another branch instruction instruction, before the branch instruction when branch 20 destination address is confirmed and even if the branch instruction cannot be completed, the branch history information of the branch instruction is written in said branch prediction unit or registered in the reservation station step.

10

15

- 40. The method according to claim 39, wherein a flag indicating that the branch history information is written or registered in said write reservation station step is provided for each corresponding branch instruction being processed.
- 41. An instruction control method in an apparatus provided with both a branch prediction unit performing a branch prediction of a branch instruction and a return address stack, comprising:

controlling in such a way to write branch history information in said branch prediction unit, but not to operate the return address stack if a branch instruction has not been executed although a request for writing of the branch history information in the branch prediction unit is issued by an instruction corresponding to a sub-routine call or return obtained as an execution result of the branch instruction.

- 42. The method according to claim 34, wherein branch history information, writing of which is held in said write reservation station step, is written when an execution of an instruction is completed.
- 25 43. The method according to claim 34, wherein branch

history information of a corresponding entry is written in said write reservation station unit when an execution of an instruction is completed.

- 5 44. The method according to claim 34, wherein an instruction control unit further comprises the step of managing an execution completion of an instruction, and stores an ID assigned for each instruction which is stored in said execution completion management step, in an entry in said write reservation station step.
  - 45. The method according to claim 34, wherein if it is found that a branch instruction corresponding to a valid entry stored in said write reservation station step due to an occurrence of interruption, etc., is not executed and completed, a corresponding entry stored in said write reservation station step is nullified.

20

15

46. The method according to claim 26, wherein branch history information, writing of which in said branch prediction unit is held, is a search target of a branch prediction.

47. The method according to claim 34, wherein branch history information of a branch instruction which is being executed in said write reservation station step, is a search target of a branch prediction.

5

10

48. The method according to claim 47, wherein the branch history information is a search target of a branch prediction when a conditional code for the branch instruction is confirmed if it is confirmed that the branch instruction is not branched, and when a branch destination address is confirmed if it is confirmed that the branch instruction is branched.

10

15

## Abstract of the Disclosure

If a re-instruction fetch request is inputted to a box 30, a signal for holding writing in a branch history or a signal for holding a re-instruction fetch is generated. A signal for holding the re-instruction fetch. branch history information, branch instruction address and а branch destination instruction address are inputted to the box 31. The outputs these data, and simultaneously generates a new entry in the branch history, updates an old entry or generates a signal for instructing to erase an entry. These data are inputted to the box 32, and a signal for instructing whether to write a branch instruction address, a branch destination instruction address or branch history information are generated.




FIG. 1 Prior Art

## EXAMPLE OF SHORT LOOP




FIG. 2A Prior Art




FIG. 2B Prior Art

BC	U	W					
NOP1	IA	IT	IB	IR	D		
NOP2					D		
NOP3					D		
NOP4						D	
NOP5		IA	IT	IB	IR	D	
NOP6						D	
NOP7							D
NOP8							D
							IMPROVEMENT OF AVERAGE 1 CLOCK CYCLE

F | G. 3

## EXAMPLE OF SHORT LOOP







FIG. 4A




F I G. 4B






F I G. 6




. . . . .




F | G. 8

32



F G. 9



F I G. 10



(c) REIFCH\_CTR(OUTPUT)

(d) +BR\_COMP\_REIFCH\_HOLD

(e) +WRITE\_BRHIS\_VALID




FIG. 11




FIG. 12







FIG. 13



F | G. 14





F I G. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22





FIG. 23




F1G. 24

120(120-2)

RSW 0	RSW 1	RSW 2	RSW 3
Vafid	Valid	Valid	Valid
IAR	IAR	IAR	IAR
CSE-Valid	CSE-Valid	CSE-Valid	CSE-Valid
Oll	QII	IID	OII
BRANCH HISTORY INFORMATION	BRANCH HISTORY INFORMATION	BRANCH HISTORY INFORMATION	BRANCH HISTORY INFORMATION

FIG. 25








FIG. 27



F | G. 28



F I G. 29




FIG. 30

# **Declaration and Power of Attorney For Patent Application**

## 特許出願宣言委及び委任状

## Japanese Language Declaration

## 日本語宜言書

下門の氏名の発明者として、私はパ下の通り宣言します。	As a below named inventor, I hereby decla: 'hat:  My residence, post effice address and citizenship are as stated next to my name.		
私の住所、私古和、国籍は下記の私の氏名の後に記載された通りです。。			
下記の名称の発明に関して請求範囲に記載され、特許出版 している発明内容について、私が最初かつ唯一の発明者(下 記の氏名が一つの場合)もしくは最初かつ共同発明者である と(下記の名称が夜歌の場合)値じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if piural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention antitled		
	DEVICE AND METHOD FOR CONTROLLING		
	WRITING OF BRANCH HISTORY INFORMATION		
上紀亮明の明確告(下記の欄でx印がついていない場合は、本書に系付)は、  「	the specification of which is attached hereto unless the following box is checked:    was filed an as United States Application Number or PCT International Application Humber and was amended on (if applicable).		
私は、特許請求範囲を含む上記和正義の明報音を検討し、 内容を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.		
私は、途が坂別法典第37紀第1条56項に定義されると おり、特許英格の有無について重要な情報を開示する厳務が あることを認めます。	I acknowledge the duty to disclose information which is material to peterslability as defined in Title 37, Code of Federal Regulations, Section 1.56.		

The first was the first than the fir

Page I of 3

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will very depending upon the mode of the Individual case. Any comments on the amount of time you are required to complete this form should be cont to the Chief Information Officer, Potent and Trademark Office, Washington, DC 20231, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Potents and Trademarks, Washington, DC 20231.

į.

## Japanese Language Declaration (日本語官官書)

私は、米国法共第35級119条(a)-(d) 項又は365条(b) 項に基と下記の、米国以外の国の少なくとも一ヵ国を指定している特許協力条約365(a) 契に基ずく国際出版、又は外国での特許出版もしくは発明者程の出版についての外国優先権をここに主張するとともに、優先権を主張している。本出版の前に出版された特許または発明者証の外国出版を以下に、体内をマークすることで、示しています。

私よ、第35個米国法典119条(e)項に基いて下記の米 国特許出類規定に記載された権利をここに主張いたします。

(Application No.)
(出版哲号)

(Filing Date) (出版日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出版に記載された権利、又は米国を指定している特許協力条約365条(c)に基ずく権利をここに主要します。また、本出版の各額水範囲の内容が米国选典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出版に開示されていない限り、その先行米国出版查提出日以除で本出版查の日本国内または特許協力条約国際提出日までの期間中に入手された。連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について期示業務があることを認識しています。

(Application No.) (出版委号) (Filing Date)
(HINER)

(Application No.) (出版基分) (Filing Date) (出版日)

私は、私自身の知識に基ずいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の付じるところに基づく表明が全て真実であると付じていること、さらに故意になされた成偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰企または拘禁、もしくはその円方により処罰されること。そしてそのような故意による成偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここによ記のごとく宣誓を数します。

I hereby claim foreign priority under Title 35, United States Code, Section 118 (ej-(d) or 365(b) of any foreign application(e) for patent or inventor's certificate, or 365(e) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed 低先権主張なし

0

30th/September/1999
(Day/Month/Year Filed)

(Day/Month/Year Filed)

(出版年月日)

(出版年月日)

I hereby claim the benefit under Title 16, United States Code, Section 119(e) of any United States provisional application(s) listed

> (Application No.) (出版番号)

below.

(Filing Date) (出版日)

I hereby claim the benefit under Title 36, United States Code, Section 120 of any United States application(s), or 346(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 36, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned) (现以: 特許許可許、係属中、放棄済)

(Status: Patented, Pending, Abandoned) (現況: 特許許可許、係属中、故來济)

I horeby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by line or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## Japanese Language Declaration (日本語宜言書)

委任状: 私は下記の発明者として、本出版に関する一切の 千続きを米特許商級局に対して逆行する弁理士または代理人 として、下記の者を指名いたします。(弁護士、または代理 人の氏名及び至録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Fatent and Trademark Office connected therewith flist name and registration number

James D. Halsey, Jr., 22,729; Harry John Staas, 22,010; David M. Pitcher, 25,908; John C. Garvey, 28,607; J. Randatl Beckers, 30,358; William F. Herbert, 31,024; Richard A. Golthofer, 31,106; Mark J. Henry, 36,162; Gene M. Garner II, 34,172; Michael D. Stein, 37,240; Paul I. Kravetz, 35,230; Gerald P. Joyce, 111, 37,648; Todd E. Marlette, 35,269; Harlan B. Williams, Jr., 34,756; George N. Stevens, 36,938; Michael C. Soldner, 41,455; Norman L. Ourada, 41,235; Kevin R. Spivak, P-43,148; and William M. Schenler, 35,348 (agent) 查预送付先

Send Correspondence to:

STAAS & HALSEY 700 Eleventh Street, N.W. Suice 500 Washington, D.C. 20001

直接危話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

STAAS & HALSEY (202) 434-1500

唯一生たは第一発明者名		Full name of sole or first inventor  Masaki UKAI		
発明者の署名	月付	envento's signature Masaki Ukai	0e/e March 1, 2000	
<b>企</b> 新		Residence Kanagawa, Japan		
<b>闰</b> 析		Citizenship Japan		
私杏筍		Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka		
		4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588, Japan		
第二共同発明者		Full name of second joint inventor, it any		
第二共同発明者	日代	Second inventor's signature	Dele	
住所		Residence		
国籍		Citizenship	Citizenship	
私書籍		Poet Office Address	Poet Office Address	

(第三以降の共同発明者についても同様に記載し、署名をす

(Supply similar information and signature for third and subsequent joint Inventors.)

Page 3 of 3